Programming RISC-V Systems: Compilers, Kernels, and Bare-Metal Control - Marjane Mall - Image 1
220
00DH
300.00 DH
-27%

Programming RISC-V Systems: Compilers, Kernels, and Bare-Metal Control

Livraison

Détails
Frais de livraison à partir de :
Livraison entre le Jeudi 11 juin 2026 et le Vendredi 12 juin 2026

À propos de cet article :

Marque : GENERIC
Vendu par HEAVENBOOKS.MA

RISC-V has moved from research curiosity to production reality, inviting systems engineers to shape hardware-software boundaries with unusual clarity. This book is written for experienced practitioners—kernel and firmware developers, compiler engineers, and performance-minded library authors—who need rigor rather than recipes. It closes the gap bet...

1

Mode de paiement

Paiement par carte bancaire
Carte marocaines
Paiement à la livraison
Paiement en espèce à la livraison
Politique de retours
Note de politique de retour
Description produit
Marque
GENERIC
Titre principal
Programming RISC-V Systems: Compilers, Kernels, and Bare-Metal Control
Editeur
Independently published
Type de produit
Paperback
Présentation du livre
Paperback
Release date
10/27/2025 12:00:00 AM
Langue d'origine
English
ISBN
6847658746
Dimensions
6 x 0.87 x 9 inches
Nombre de pages de livre
384 pages
Langue - Librairie
English
Résumé
RISC-V has moved from research curiosity to production reality, inviting systems engineers to shape hardware-software boundaries with unusual clarity. This book is written for experienced practitioners—kernel and firmware developers, compiler engineers, and performance-minded library authors—who need rigor rather than recipes. It closes the gap between specification and implementation, translating the unprivileged and privileged ISA into robust control over traps, interrupts, and memory, and guiding you from deterministic bare-metal bring-up to Linux-capable platforms without losing sight of performance, correctness, or debuggability.You will master the psABI and calling conventions, ELF and linker relaxation, and GNU/LLVM pipelines tuned for RISC-V (GCC 13, Clang/LLVM 17). The text develops trap handling, CSR/Zicsr usage, and RVWMO/Ztso memory-model reasoning; implements Sv39/Sv48 paging, shootdowns, and PMP hardening; and builds production-grade startup paths and ECALL interfaces. It dissects the SBI and OpenSBI flow, Device Tree discipline, and Linux 6.8 specifics—boot, IRQs, syscalls, VDSO, drivers—then extends to QEMU 8 for deterministic experiments, GDB 14 and DWARF unwind for postmortem fidelity, perf/eBPF for system profiling, and virtualization patterns, culminating in cohesive case studies and reproducible builds.Prerequisites include strong C and assembly, familiarity with OS internals and concurrency, and comfort with toolchains and ELF. The book’s differentiator is its specification-aligned, production-focused treatment (Privileged 1.12, psABI v1.0) with verified tool versions, end-to-end build artifacts, and defensible ABI boundaries—practical depth for engineers who ship. Read more
Auteur(s)
Nova Trelix
Date de parution
10/27/2025 12:00:00 AM